{"id":31711,"date":"2020-02-26T18:12:34","date_gmt":"2020-02-26T18:12:34","guid":{"rendered":"https:\/\/silvaco-stage.betagentechnologies.com\/%eb%b6%84%eb%a5%98%eb%90%98%ec%a7%80-%ec%95%8a%ec%9d%8c\/interconnect-simulation\/"},"modified":"2020-02-26T18:12:34","modified_gmt":"2020-02-26T18:12:34","slug":"interconnect-simulation","status":"publish","type":"post","link":"https:\/\/silvaco-stage.betagentechnologies.com\/ko\/interconnect-simulation\/","title":{"rendered":"Interconnect Simulation"},"content":{"rendered":"<h1>Interconnect Simulation<\/h1>\n<p>The full text for most of these papers may be found at the IEEE website at\u00a0<a href=\"http:\/\/www.ieee.org\/\" target=\"_blank\" rel=\"noopener noreferrer\">www.ieee.org<\/a>.<\/p>\n<p>Keh-Jeng Chang, Jyh-Jeng Chou, Hung-Chih Li, and Kuo-Cheng Chang,<br \/>\n&#8220;Impact quantification of the dummy metal fills on nanometer VLSI designs for DFM&#8221;,<br \/>\nInternational Symposium on VLSI Design, Automation and Test, 2008. VLSI- DAT 2008. IEEE, April 2008, pp. 291 &#8211; 294.<\/p>\n<p>C. Xu, R. Gharpurey, T. S. Fiez, K. Mayaram,<br \/>\n&#8220;A green function-based parasitic extraction method for inhomogeneous substrate layers&#8221;<br \/>\nProceedings &#8211; Design Automation Conference, 2005, pp. 141-146.<\/p>\n<p>A.K. Goel, and H. Gopinathannair,<br \/>\n&#8220;Capacitance extraction for the nanoscale on-chip interconnects&#8221;<br \/>\nIEEE International Conference on Semiconductor Electronics, Dec 2004, pp. 112- 116.<\/p>\n<p>C. Renard (SILVACO Data Systems), P. Scheiblin, F. De Crecy, A. Ferron, E. Guichard, P. Holliger, C. Laviron,<br \/>\n&#8220;Methodology for prediction of ultra shallow junction resistivities considering uncertainties with a genetic algorithm optimization&#8221;<br \/>\n2004 NSTI Nanotechnology Conference and Trade Show &#8211; NSTI Nanotech 2004, Vol. 2, 2004 NSTI Nanote.<\/p>\n<p>D. Lederer, J. -P. Raskin,<br \/>\n&#8220;Substrate loss mechanisms for microstrip and CPW transmission lines on lossy silicon wafers&#8221;<br \/>\nSolid-State Electronics, Vol. 47, November 2003, pp. 1927-1936.<\/p>\n<p>Sheehan DP, Putnam AR, Wright JH,<br \/>\n&#8220;A solid-state Maxwell demon&#8221;<br \/>\nFoundations of Physics, 32 (10): 1557-1595 OCT 2002.<\/p>\n<p>V. Narayanan, Z. Liu, Y. -M. N. Shen, M. Kim, E. C. Kan,<br \/>\n&#8220;Reduction of metal-semiconductor contact resistance by embedded nanocrystals&#8221;<br \/>\nTechnical Digest &#8211; International Electron Devices Meeting, 2000, pp. 87-89.<\/p>\n<p>B. Froment, E. Guichard, B. Borot, S. Hanriat, J. Cluzel, J.-P.<br \/>\nSchoellkopf, and H. Jaouen,<br \/>\n&#8220;New interconnect capacitance characterization method for multilevel metal CMOS processes&#8221;<br \/>\nIEEE International Conference on Interconnect Technology, 1999, pp. 224 &#8211; 226.<\/p>\n<p>S. Putot, F. Charlet, and P. Witomski,<br \/>\n&#8220;A fast and accurate computation of interconnect capacitance&#8221;<br \/>\nInternational Electron Device Meeting, Dec. 1999, pp. 893-896.<\/p>\n<p>D. Salameh and D. Linton,<br \/>\n&#8220;Study of the effect of various parameters on nonlinear transmission-line (NLTL) performance&#8221;<br \/>\nIEEE Transactions on Microwave Theory and Techniques, Vol. 47, Issue 3, March 1999, pp. 350 -353.<\/p>\n<p>Salamh, D. and Linton, D.,<br \/>\n&#8220;Nonlinear transmission line (NLTL) design as a pulse generator&#8221;<br \/>\nIEEE High Frequency Postgraduate Student Colloquium, 1996, pp. 7-10.<\/p>\n<p>Tan, Jilin and Pan, Guang-Wen,<br \/>\n&#8220;Full wave analysis of transmission lines in a multilayer substrate with heavy dielectric losses&#8221;<br \/>\nIEEE Transactions on Components, Packaging &amp; Manufacturing Technology, Part B, August 1996, Vol. 19 Issue 3. pp. 621-627.<\/p>\n","protected":false},"excerpt":{"rendered":"<p>Interconnect Simulation The full text for most of these papers may be found at the IEEE website at\u00a0www.ieee.org. Keh-Jeng Chang, Jyh-Jeng Chou, Hung-Chih Li, and Kuo-Cheng Chang, &#8220;Impact quantification of the dummy metal fills on nanometer VLSI designs for DFM&#8221;, International Symposium on VLSI Design, Automation and Test, 2008. VLSI- DAT 2008. IEEE, April 2008, [&hellip;]<\/p>\n","protected":false},"author":3,"featured_media":0,"comment_status":"closed","ping_status":"closed","sticky":false,"template":"","format":"standard","meta":{"footnotes":""},"categories":[7663,7655],"tags":[],"class_list":["post-31711","post","type-post","status-publish","format-standard","hentry","category-interconnect-simulation-ko","category-tcad-published-papers-ko","entry"],"_links":{"self":[{"href":"https:\/\/silvaco-stage.betagentechnologies.com\/ko\/wp-json\/wp\/v2\/posts\/31711","targetHints":{"allow":["GET"]}}],"collection":[{"href":"https:\/\/silvaco-stage.betagentechnologies.com\/ko\/wp-json\/wp\/v2\/posts"}],"about":[{"href":"https:\/\/silvaco-stage.betagentechnologies.com\/ko\/wp-json\/wp\/v2\/types\/post"}],"author":[{"embeddable":true,"href":"https:\/\/silvaco-stage.betagentechnologies.com\/ko\/wp-json\/wp\/v2\/users\/3"}],"replies":[{"embeddable":true,"href":"https:\/\/silvaco-stage.betagentechnologies.com\/ko\/wp-json\/wp\/v2\/comments?post=31711"}],"version-history":[{"count":1,"href":"https:\/\/silvaco-stage.betagentechnologies.com\/ko\/wp-json\/wp\/v2\/posts\/31711\/revisions"}],"predecessor-version":[{"id":39169,"href":"https:\/\/silvaco-stage.betagentechnologies.com\/ko\/wp-json\/wp\/v2\/posts\/31711\/revisions\/39169"}],"wp:attachment":[{"href":"https:\/\/silvaco-stage.betagentechnologies.com\/ko\/wp-json\/wp\/v2\/media?parent=31711"}],"wp:term":[{"taxonomy":"category","embeddable":true,"href":"https:\/\/silvaco-stage.betagentechnologies.com\/ko\/wp-json\/wp\/v2\/categories?post=31711"},{"taxonomy":"post_tag","embeddable":true,"href":"https:\/\/silvaco-stage.betagentechnologies.com\/ko\/wp-json\/wp\/v2\/tags?post=31711"}],"curies":[{"name":"wp","href":"https:\/\/api.w.org\/{rel}","templated":true}]}}