

Overview

The AXI Interconnect provides the necessary infrastructure to connect as many as 8 shared AXI Slave component to as many as 4 AXI Bus Master component.

AXI defines 5 channels (write address, read address, write data, read data, write response) for its interface signaling between AXI Master component and AXI Slave component, but does not define a single way that an AXI Master component must be connected to an AXI Slave component. In general, an interconnect module is necessary when more than one Master component and/or more than one Slave component is required.

The AXI Interconnect is responsible for routing a transaction from a given Master component to the appropriate Slave component (decoding and switching), and ensuring that the various Master component transactions do not interfere with each other (arbitration.)

Features

- AMBA® AXI-4 Compatible
- Multiple AXI Channels
- Off the shelf core supports 4 Master components and 8 Slave components
- Arbitration is done at each Slave component
- Other configurations are available

Deliverables

- Verilog Source
- Complete Test Environment
- AXI Bus Functional Model

