{"id":35528,"date":"2020-10-26T11:12:08","date_gmt":"2020-10-26T18:12:08","guid":{"rendered":"https:\/\/silvaco-stage.betagentechnologies.com\/%e6%9c%aa%e5%88%86%e7%b1%bb\/simulate-40x-faster-with-smartspice-hpp\/"},"modified":"2021-09-22T13:47:26","modified_gmt":"2021-09-22T20:47:26","slug":"simulate-40x-faster-with-smartspice-hpp","status":"publish","type":"post","link":"https:\/\/silvaco-stage.betagentechnologies.com\/zh-hans\/simulate-40x-faster-with-smartspice-hpp\/","title":{"rendered":"Simulate 40X Faster with SmartSpice HPP"},"content":{"rendered":"

\"Banner<\/p>\n

Simulate 40X Faster with SmartSpice HPP<\/h1>\n

As technology advances and the complexity of circuit designs continues to grow, analog simulation can easily become the bottleneck for design verification.\u00a0<\/span>In order to<\/span>\u00a0cope with this increasing pressure on the simulator\u2019s performance,\u00a0<\/span>SmartSpice<\/span><\/a>\u00a0provides a\u00a0<\/span>scalable<\/span>\u00a0simulation engine: HPP (High Performance Parallel).<\/span>\u00a0<\/span><\/p>\n

In this webinar, we describe how\u00a0<\/span>SmartSpice<\/span>\u00a0HPP takes advantage of the modern multicore hardware platforms to speed up all internal aspects of transient simulations of analog circuits by adopting a partition-based simulation.<\/span>\u00a0<\/span><\/p>\n

Attendees will have a better understanding of how\u00a0<\/span>SmartSpice<\/span>\u00a0HPP works and how to use it\u00a0<\/span>in order to<\/span>\u00a0provide fast and accurate transient simulations on a variety of designs, from medium- to large-size circuits, either pre- or post-layout. We will also demonstrate multiple usage modes<\/span>, to show<\/span>\u00a0that\u00a0<\/span>SmartSpice<\/span>\u00a0HPP can not only be up to 8x more scalable than regular\u00a0<\/span>SmartSpice<\/span>, but\u00a0<\/span>that\u00a0<\/span>it can also be up to 40x faster, while\u00a0<\/span>still keeping<\/span>\u00a0acceptable accuracy.<\/span>\u00a0<\/span><\/p>\n

Presenter<\/h2>\n

\"Jody<\/p>\n

Dr. Jody Matos is\u00a0Ph.D. Computer Scientist who is passionate about research and development of software and hardware designs. Currently, he is a Senior Manager at Silvaco, Inc, where he has been managing leading-edge R&D and business-related projects for EDA tools. His current tasks are mainly related to circuit simulation and analyses on analog, digital and mixed-signal IC designs. Dr. Matos joined Silvaco in 2018 as part of the acquisition of Nangate, where he researched and\u00a0developed EDA tools for layout automation and standard cell library characterization.<\/div>\n
<\/div>\n
<\/div>\n
<\/div>\n
Dr. Matos received a Ph.D. degree in computer science from the Universidade Federal do Rio Grande do Sul (UFRGS), Brazil, and a M.S. degree in microelectronics from the same institution. He has co-authored 30+ research papers and patent applications that mix knowledge of both computer science and microelectronics. Dr. Matos has also served on technical committees of several international conferences in the fields of design automation.<\/div>\n

WHO SHOULD ATTEND:<\/h3>\n

Analog circuit designers, CAD\u00a0<\/span><\/span>engineers\u00a0<\/span><\/span>in the circuit simulation field, design engineers<\/span><\/span>,<\/span><\/span>\u00a0and students new to circuit simulation.<\/span><\/span><\/p>\n

When<\/strong>: November 17, 2020
\nWhere<\/strong>: Online
\nTime<\/strong>: 10:00am-10:30am – (PST)
\nLanguage<\/strong>: English<\/p>\n

\n

Register!<\/h1>\n